Abstract-This paper examines the accuracy of the zero-order hold (ZOH) model of the digital pulsewidth modulator (DPWM). The influence of the computational delay on the precision of this equivalent DPWM model is discussed in detail. A compensation method is proposed to compensate the deviation of this DPWM model for accurately calculating the stability region with different computational delay and duty-cycle update modes. Simulation and experimental tests are executed to verify the correctness of theoretical analysis.
I. INTRODUCTION
he stability analysis of pulsewidth modulated converters has attracted significant attention recently [1] - [2] . The current control loop is the innermost, and fastest, loop of the cascaded control loops, which are typically used in a converter control system. The proportional gain of the current controller determines the bandwidth of the current control loop [3] , i.e., a large gain gives a high bandwidth and, thus, a quick transient response of the current. This is important, e.g., for fault ride through [4] - [5] . Yet, the proportional gain cannot be made so high that the stability of the current control loop is jeopardized. The upper limit of the proportional gain is dependent on how the pulswidth modulator (PWM) is implemented and the resulting total computational delay of the current controller [6] .
Digital PWM (DPWM) is widely used in power converters to generate switching drive pulses with a constant frequency. The duty-cycle is updated once or twice per switching period, at the peak and/or the valley of the triangular carrier, called single and double update modes [7] . Consequently, a time delay between the instant of updating the reference signal and the instant the switching event occurs is introduced. This time delay, as well as the PWM delay, are often neglected, i.e., the DPWM is modeled as a unity gain [8] - [9] .
However, in order to accurately analysis the stability region of the control system, varied models of DPWM have been proposed based on different methods. The DPWM can be taken into account by modeling it as a duty-cycle-dependent transfer function [10] . However, this model can only be adopted for the specific steady state and is not readily applicable for voltage-source converters (VSCs). A simple model that considers the DPWM as a half-switching-period delay is reported in [7] , which can be further simplified using a Padé approximation if found convenient [11] - [12] . With this delay approximation, the maximum obtainable bandwidth of the closed-loop current control loop can be estimated as 1/10 of the switching frequency [11] . A zero-order hold (ZOH) model improves the accuracy compared to the time-delay and Padé-approximation models [13] . Yet, ZOH model is also an approximation of the DPWM. Above all mentioned methods are used to model the DPWM in s-domain, but due to the digital controller applied to achieve the control scheme, [14] directly discretizes the control loop with DPWM model by using the small signal analysis, which further increases the model accuracy in the steady state. However, the current controller modeled as a discrete form cannot fully reflect the characteristics of the continuous physical system. Therefore, the stability of the control system still is usually analyzed in sdomain by using the ZOH model for DPWM other than using accurate z-domain model. Especially, the interaction between the power converter and the grid is widely investigated by using the impedance model in s-domain [15] - [16] other than in z-domain to fully analyze the characteristics of the control system. Consequently, the mismatching between the control loop modeled by using ZOH model in s-domain and the accurate z-domain model need to be considered to improve the analysis accuracy of the control system. The voltage and current signal need to be sampled ahead of the duty-cycle update instant for avoiding duty-cycle limitation [17] . It causes an extra delay, named as computational delay, which also affects the phase margin [18] , especially at the low switching frequency [19] . Shifting the sampling instant toward the duty-cycle update instant gives a way to increase the bandwidth of the closed-loop system [20] - [21] . Such a shift of the sampling instant tends to introduce low-order current harmonics [22] and the fractional delay complicates the dynamic analysis of the control system. These effects are less adverse when the interval between the sampling instant and the duty-cycle update instant is much smaller than the switching period [23] . Consequently, this method is usually used in high-power converters with a low switching frequency [24] . As the reduction of the computational delay, the model accuracy of the DPWM plays T This work was supported by the Doctoral Innovation Foundation of Southwest Jiao University and China Scholarship Council a dominant role in the analysis of the stability region of the control system.
In order to compensate the deviation of the ZOH model for DPWM with different computational delay and duty update modes, this paper analyzes the accuracy of the ZOH model used for representing the DPWM and proposes a compensation method for this s-domain equivalent model. The compensation coefficient is present to accurately predict the stability region of the control system with different computational delay below the Nyquist frequency. The rest of this paper is organized as follows: Section II describes a single-phase VSC with an inductance (L)-filter. The ZOH model of the DPWM and the z-domain representation for the control loop discretized by the forward difference is explicitly identified. In Section III, the deviation of the equivalent ZOH model for DPWM is analyzed and a compensation method for the ZOH model is proposed and discussed, considering the different duty-cycle update modes and the computational delay. In Section IV, an experimental verification is carried out to confirm the effectiveness of the theoretical analysis. Section V concludes this paper. Fig. 1 illustrates a single-phase L-filtered VSC, where v and i are the converter output voltage and current, respectively, and u represents the grid voltage. L and R are the filter inductance and resistance, respectively. For simplicity, a proportional current controller is considered to examine the stability region of the current loop. 
II. CONTROL SYSTEM MODELS

A. System Description
Therefore, the block diagram of the control loop with a proportional gain current controller can be drawn as Fig. 2 . Without considering the dynamics of the DPWM and computational delay effect, the open-loop transfer function of the current loop is given as
The closed-loop transfer function can be expressed as
It is clear that the control system remains stable provided that Kp is positive. However, Kp is practically limited by aforementioned DPWM dynamics and computational delay [25] .
B. ZOH Model for DPWM
The DPWM with the different duty-cycle update modes and computational delay are illustrated in Fig. 3 , where Tcp is the computational duration of the control algorithm, and the dutycycle needs to be calculated before next duty-cycle update instant. Therefore, the sampling instant and duty-cycle computation should happen at least one computational duration in advance of the next duty-cycle update instant. Normally, the sampling instant occurs one sampling interval in advance of the duty-cycle update instant as shown in Fig. 3 (a) and Fig. 3(b) . Furthermore, the sampling instant can be shifted towards to the next sampling instant to increase the bandwidth of the control loop, and due to the performance improvement of the microcontroller, the computational duration Tcp has been reduced dramatically, and computational delay Td between the sampling instant and the duty-cycle update hereby can be set near to zero, which is shown in Fig. 3 In Fig. 3 , v * is the ideal inverter output voltage calculated by the current controller, and v is formed from v * by the ZOH. v is compared to the triangular carrier to generate the actual drive pulse v, which guarantees area equivalence, that is
where Th is the duty-cycle update period, which is also the period of the ZOH. Therefore, the sampled current satisfies
( 1)
The current dynamics caused by signal v is different from the one caused by the actual drive pulse v within one switching interval. But at the duty-cycle update instant, the sampled current controlled by v is equal to that controlled by v according to (7) . The ZOH hence can be applied to model the DPWM process. The transfer function of the ZOH is given as
The open-loop transfer function with the ZOH model for the DPWM and the computational delay can be expressed as
where Gd(s)= represents the computational delay transfer function. By using the model as shown as (9), the control system can be easily analyzed in s-domain.
C. Discrete Control System Model
According to (7), the discrete current at the duty-cycle update instant satisfies
Based on (10), the discrete open-loop transfer function with the one-step delay can be expressed as
where Ginv is the z-domain transfer function of the control system without the computational delay. A fractional order delay will be introduced into the transfer function of the control system if the sampling instant is shifted towards the duty-cycle update instant shown in Fig. 3(c) and Fig. 3(d) . The discrete open-loop transfer function is in this case expressed as ( )
It is clear that (12) is equal to (11) 
which implies that computational delay can be neglected. The z-domain model shown in (11) is directly derived by using (7), which is an accurate discrete description of the inverter with L filter modulated by DPWM. Therefore, this zdomain model can accurately describe the dynamics of the control system.
III. ACCURACY OF THE ZOH MODEL FOR DPWM
A. Deviation of the DPWM Model
The ZOH transfer function, see (8) , can be expressed as an integrator subtracting a delayed integrator as
According to (14) , the output of the ZOH with a sinusoidal input is a cosine and a cosine with delay, that is
It is clear from (15) that for any sinusoidal input, the output of the ZOH model is the average of the input signal within the time interval t-Th to t. On the other hand, due to v formed from v * by the ZOH as shown in Fig. 3 , the average output of the DPWM is equal to v expressed by (6) , which is the average of the rectangular integral shown in Fig. 4 . Therefore, there exists the deviation between the ZOH model for DPWM and actual modulating process, and this deviation is illustrated in Fig. 4 . This deviation for a low-frequency modulating wave shown in Fig. 4(a) is smaller than that for a high-frequency modulating wave, it means that this ZOH model for DPWM is not suitable for analyzing the control system in the highfrequency domain. Therefore, the model of the control loop with the ZOH model will lead to an inaccurate stability criterion for the current controller. In contrast, the control system model given in (12) is directly discretized based on (7) and (10) using the forward difference, which accurately models the dynamic characteristic of the control system. According to the s-domain transfer function shown in (9), the frequency response function of control loop with ZOH model below the Nyquist frequency is given as
Deviation
Similarly, based on the z-domain transfer function shown in (12) , the frequency response function of the discrete model is expressed as
The deviation of the s-domain transfer function with the ZOH equivalent model can be expressed as
B. Compensation for the DPWM Model
It can be seen from (18) that there is an obvious deviation of the frequency response between the accurate z-domain model in (17) and the s-domain transfer function with the ZOH model in (16) , which needs to be compensated to obtain an accurate frequency response of the control loop in the sdomain. when Td Th, the term of the last bracket in (18) can be simplified as ( -) (1 -) (18) thereby can be simplified and the compensation coefficient is defined as
It is deduced from (19) and (20) that when Td <<Th, there is no phase deviation between the s-domain model and z-domain model. But the gain deviation still exists. Therefore, the proportional gain Kp should be compensated by (20) , and the compensated gain Kpc for the s-domain model can be expressed as / .
According to frequency response function of the s-domain model shown in (16) , the phase crossover frequency fcro satisfies -/ 2 -2 /2 2 .
fcro can be solved from (22) 
where fsw is the switching frequency. In the condition of the critical stability, according to (16) , Kp should satisfy
The critical proportional gain Kp_crit can be solved from (25) It is deduced from (24) to (30) that there is an obvious difference in the case of between the one-step delay and the small computational delay. The gain deviation of the s-domain transfer function with the ZOH equivalent model dramatically increases with the decreasing of the computational delay, but is not affected by the duty-cycle update mode.
IV. SIMULATION AND EXPERIMENTAL RESULTS
In order to verify the correctness of the theoretical analysis, the simulation and experimental test are performed and parameters for simulation and experiment are listed in Table I . Fig. 5 shows the line current in the case of the single update mode with one step delay. The proportional gain Kp is changed from 57 to 63 at the instant 20 ms. According to (26) and (24) , in this case, the critical proportional gain Kp_crit calculated by using the ZOH model for DPWM is equal to 65. 797 and fcro = 833 Hz. Yet, as shown in Fig. 5 , the control system has become unstable when Kp rises to 63 , which means that 65.797
A. Simulation Results
is not a correct critical proportional gain, and the compensated critical gain by using (21) is 60 , which is located the range of 57 to 63 , verifying the correctness of the theoretical analysis. Fig . 6 shows the line current in the case of the double update mode with one step interval. In this case, the critical proportional gain and phase crossover frequency calculated by using the s-domain model with the ZOH model for DPWM are equal to 131.59 and 1666 Hz, respectively. As shown in Fig. 6 , the control system becomes unstable when Kp is increased from 115 to 125 , which is lower than 131. 59 but the compensated proportional critical gain is 120 located in this range. And the compensation coefficient solved by (20) is still equal to 2 /9, which is not affected by different duty-cycle update mode. and 2500 Hz, respectively. However, as shown in Fig. 7 , the control system becomes unstable when the proportional gain is increased from 115 to 125 , and this range just covers the compensated proportional gain 120 , it can be known from the simulation results that the sdomain model with the ZOH model for DPWM has a large deviation in a small computational delay and this deviation can be effectively compensated by using the compensation coefficient. to 250 at the instant 20ms, this instability of the line current is not obvious for the reason that the resonant frequency is the same as the switching frequency, but the current ripple when the current is near to zero is increased dramatically, which implies that the control system has become unstable. The compensated proportional gain is 240 , which is located in the range of 230 to 250 . The compensation coefficient still is 2 /4, which is coincident with the value solved by (30). Consequently, the proposed compensated method can effectively compensate the proportional gain solved by using the s-domain model with the ZOH model for DPWM. Moreover, in Fig. 9 , the double update model with a small computational delay is tested in the condition of L = 10 mH. In this case, the proportional gain can be solved as 493.48 by using the s-domain model with the ZOH model for DPWM. The proportional gain of the controller is changed from 195 to 205 at the instant 20 ms, and the control system becomes unstable at this instant. Therefore, the critical proportional gain is located in the range of 195 to 205 other than 493.48 , and the compensated proportional gain calculated by (21) is equal to 200 , which again proves the effectiveness of the compensated method. 
B. Experimental Results
The parameter of the experimental test is same with the that of the simulation. Fig. 10 shows the line current in the case of the single update mode with one step delay. In this case, the proportional gain compensated by (21) is equal to 60 . However, this critical value is varied from 57 to 63 in experiments, due to the inherent nonlinearities brought by the hysteresis of the filter inductor and the dead time of the converter. This slight variation correlates with the compensated value of 60 . On the contrary, the stability region solved by (26) without the compensation is 65.797 , out of the range. Fig. 10 The line current in the case of the single update mode with one step delay (i:2A/div). Fig. 11 shows the experimental results in the case of the double update mode with one step delay. Similarly, the proportional gain and phase crossover frequency can be solved by (24) and (26), and the control system becomes unstable when the proportional gain is increased from 115 to 125 , which is lower than 131.59
. But the compensated proportional gain is 120 , which is correlated to the range of 115 to 125 . The experimental result is same with the simulation result and again verifies the correctness of the compensated method. Similarly, the line current in the case of the single update mode with the small computational delay shown in Fig. 12 , become unstable while the Kp is changed from 115 to 125
. The compensated Kpc = 120 , which coincides with the experimental results. However, the proportional gain Kp solved by (29), which is not compensated by (21) , is equal to 296 , which is much far from the experimental results. Therefore, it is necessary to compensate the proportional gain in the case of the small computational delay.
The line current in the case of the single update mode with a small computational delay (i:2A/div).
Furthermore, the double update mode with a small computational delay is tested in Fig. 13 , which shows that the control system becomes resonant with the increase of the proportional gain from 230 to 250 , which is much lower than 592 solved by using s-domain model with the ZOH model for DPWM, and the compensated value 240 is located in the range of 230 to 250 , which coincides with the simulation result. Therefore, the experimental result verifies the correctness of the proposed method. 
V. CONCLUSION
This paper presents an accuracy analysis of the equivalent ZOH model for DPWM. A compensation method is derived to compensate the model deviation. From the theoretical analysis and the experimental verification, the following conclusions can be drawn: 1) The phase response of the ZOH model for DPWM is accurate.
2) The gain deviation of the ZOH model at the crossover frequency is small with the one-step delay but increases dramatically when the computational delay is reduced. Therefore, the model deviation should be compensated in the case of the small computational delay. 3) The gain deviation at the phase crossover frequency is not varied with the duty-cycle update modes, the compensation coefficient hereby is constant at the phase crossover frequency.
